The "MIND" Scalable PIM Architecture

Thomas Sterling and Maciej Brodowicz (2005) The "MIND" Scalable PIM Architecture. In: Advanced Research Workshop on High Performance Computing Technology and Applications, 31 May-3 June, 2004, Cetraro, Italy. [CaltechCACR:2005.102]

Full text available as:

PDF - Requires Adobe Acrobat Reader or other PDF viewer.

Abstract

MIND (Memory, Intelligence, and Network Device) is an advanced parallel computer architecture for high performance computing and scalable embedded processing. It is a Processor-in-Memory (PIM) architecture integrating both DRAM bit cells and CMOS logic devices on the same silicon die. MIND is multicore with multiple memory/processor nodes on each chip and supports global shared memory across systems of MIND components. MIND is distinguished from other PIM architectures in that it incorporates mechanisms for efficient support of a global parallel execution model based on the semantics of message-driven multithreaded split-transaction processing. MIND is designed to operate either in conjunction with other conventional microprocessors or in standalone arrays of like devices. It also incorporates mechanisms for fault tolerance, real time execution, and active power management. This paper describes the major elements and operational methods of the MIND architecture.

EPrint Type:	Conference or Workshop Item (Paper)
Subjects:	All Records
ID Code:	105
Deposited By:	Sarah M. Emery
Deposited On:	20 April 2005
Record Number:	CaltechCACR:2005.102
Official Persistent URL:	http://resolver.caltech.edu/CaltechCACR:2005.102
Usage Policy:	You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record